



WE CLAIM:

RECEIVED
DEC - 9 2003
TECHNOLOGY CENTER 2800

1. An integrated circuit fabricated in [the surface of] a semiconductor material having a surface of a first conductivity type, said circuit having at least one vertical bipolar transistor surrounded at least in part by a dielectric isolation zone having a lower boundary, said transistor comprising:

an emitter region of opposite conductivity type;

a base contact region of said first conductivity type;

a well of opposite conductivity type surrounding said emitter and base contact regions, extending from said surface deep into said semiconductor material; [and]

a collector region of said opposite conductivity type buried in said semiconductor material;

a subsurface base region comprising a semiconductor band of said first conductivity type between said collector and said emitter, surrounded by said well [,having a width determined by the distance of said buried layer junction from said surface, and a resistivity greater than the remainder of said semiconductor material,] and forming a junction with both said emitter and said collector regions, said base region having a high resistivity, thereby enabling said transistor to operate with a low

breakdown voltage for low ESD clamping voltage and high beta;

5 said collector extending laterally to said well, thereby electrically isolating the base and emitter of said transistor, [within said semiconductor material] and extending vertically [from said surface regions, and] below said base and emitter, said collector having an upper boundary [more shallow than the depth] above the lower boundary of said dielectric isolation zone, and a lower boundary [having a depth greater than the depth] below the lower boundary of said isolation zone, wherein the depth of the lower
10 boundary of said isolation zone is from 300 to 400 nm.

2. The circuit according to Claim 1 wherein said semiconductor material is selected from a group
20 consisting of silicon, silicon germanium, gallium arsenide, and any other semiconductor material used in integrated circuit fabrication.
3. The circuit according to Claim 1 wherein said semiconductor of the first conductivity type is made of
25 p-type silicon [in the] having a resistivity [range from] of about 1 to 50 Ωcm , and said emitter and buried collector are made of n-type silicon.
4. The circuit according to Claim 1 wherein said semiconductor of the first conductivity type is a
30 semiconductor epitaxial layer.
5. The circuit according to Claim 1 wherein said

semiconductor of the first conductivity type has a dopant species selected from a group consisting of boron, aluminum, gallium, and indium, while said regions of opposite conductivity type have a dopant species selected from a group consisting of arsenic, phosphorus, antimony, and bismuth.

6. The circuit according to Claim 1 wherein said semiconductor of the first conductivity type is made of n-type silicon [in the] having a resistivity [range from] of about 5 to 50 Ωcm , and said emitter and buried collector are made of p-type silicon.

7. The circuit according to Claim 1 wherein said semiconductor of the first conductivity type has a dopant species selected from a group consisting of arsenic, phosphorus, antimony, bismuth, and lithium, while said regions of opposite conductivity type have a dopant species selected from a group consisting of boron, aluminum, gallium, indium, and lithium.

8. The circuit according to Claim 1 wherein said electrical isolation regions have a depth of 300 to 400 μm and said buried layer has a boundary closest to said surface of less than said barrier depth.

9. A method of fabricating, in a semiconductor region of a first conductivity type having two wells of the opposite conductivity type, a vertical bipolar transistor, comprising the steps of:

depositing a photoresist layer over the surface of said region and opening a window in said layer, exposing the surface area between said wells; implanting, at low energy, ions of the opposite conductivity type through said window, creating

a shallow layer of said opposite conductivity under said surface, suitable as the emitter of said transistor; and

5 implanting, at high energy and high dose, ions of said opposite conductivity type into said region of said first conductivity type through said window, creating a deep buried region having a net doping of said opposite conductivity type between, and connecting to, said wells, suitable
10 as the collector of said transistor, and further creating a near-surface region of said first conductivity type having a doping concentration lower than that of the remainder of said region, suitable as the base of said transistor.

15 10. A method of fabricating, in a near-surface region of a semiconductor of a first conductivity type, a vertical bipolar transistor, comprising the steps of:

 forming two nested pairs of dielectric isolation
 zones into said semiconductor material, the inner
20 pair defining the lateral boundaries of said bipolar transistor, and the outer pair defining the area between wells of the opposite
 conductivity type;

 implanting doping ions of said first or said
25 opposite conductivity type to adjust the background doping level of the near-surface region of said semiconductor of said first conductivity type;

 forming wells of said opposite conductivity type
30 into said adjusted semiconductor material;
 depositing over said surface a layer of insulating material suitable as poly-mask dielectric,

covering the area between said lateral boundaries
of said transistor;
depositing a layer of poly-silicon or other
conductive material onto said insulating layer;
5 protecting a portion of said poly-silicon and
etching the remainder thereof, defining the poly-
mask area between said lateral boundaries of said
transistor;
depositing a first photoresist layer and opening a
10 window therein, exposing the surface of said area
between said outer isolation regions;
implanting, at low energy, ions of said opposite
conductivity type into said exposed surface area,
creating a shallow layer under said surface,
15 suitable as emitter of said transistor;
implanting, at high energy and high dose, ions of
said opposite conductivity type into said exposed
surface area, creating a deep region under said
surface having a net doping of said opposite
20 conductivity type between, and continuous with,
said wells, while further creating a band having
a doping concentration of said first conductivity
type lower than that of the remainder of said
adjusted near-surface region;
25 removing said first photoresist layer;
depositing conformal insulating layers of an
insulator, such as silicon nitride or silicon
dioxide, over said surface and directional plasma
etching said insulating layers so that only side
30 walls around the poly-silicon dummy gate remain;
depositing a second photoresist layer and opening a
window therein, exposing the surface of said area

between said outer dielectric isolation zones;
implanting, at medium energy, ions of said opposite
conductivity type into said exposed surface area,
creating a region of said opposite conductivity
5 that extends to a medium depth under said
surface, suitable as emitter of said transistor;
removing said second photoresist layer; and
forming a heavily doped region of said first
conductivity type as contact region to said band
10 of said first conductivity type.

11. The method according to Claim 10 further comprising
the step of annealing said high energy implant at
elevated temperature.

12. The method according to Claim 10 further comprising,
15 after said step of implanting ions of said opposite
conductivity type at high energy and high dose, the step
of implanting, at high energy and low dose, ions of said
first conductivity type for controlling the location,
peak and depth of said deep region of opposite
20 conductivity type.

13. The method according to Claim 10 comprising the
modified process step of implanting said n-doping ions
at high energy after said process step of implanting
said n-doping ions at medium energy.

25 14. The method according to Claim 10 wherein said
semiconductor of said first conductivity type has a
peak doping concentration between $4 \cdot 10^{17}$ and $1 \cdot 10^{18}$ cm⁻³ after said background doping adjustment
implant.

30 15. The method according to Claim 10 wherein said
implanting of low energy ions comprises ions having an
energy suitable for creating the junction at a depth

between 10 and 50 nm, and a peak concentration from about $5 \cdot 10^{17}$ to $5 \cdot 10^{20} \text{ cm}^{-3}$.

16. The method according to Claim 10 wherein said
implanting of medium energy ions comprises ions having
5 an energy suitable for creating the junction at a depth
between 50 and 200 nm, and a peak concentration from
about $5 \cdot 10^{19}$ to $5 \cdot 10^{20} \text{ cm}^{-3}$.

17. The method according to Claim 10 wherein said
implanting of high energy ions of the opposite
10 conductivity type comprises ions selected in the energy
range from about 400 to 700 keV such that the peak
concentration is at a different depth than that of the
semiconductor of said first conductivity type, and in
the dose range of about $8 \cdot 10^{12}$ to $8 \cdot 10^{13} \text{ cm}^{-2}$ to
15 overcompensate said semiconductor doping and to create
a region of the opposite conductivity type at a depth
of more than 200 nm.

18. The method according to Claim 12 wherein said
implanting of high energy ions of said first
20 conductivity type comprises ions selected in the energy
range from about 70 to 140 keV and in the dose range of
about $5 \cdot 10^{12}$ and $5 \cdot 10^{13} \text{ cm}^{-2}$.

19. The circuit according to Claim 1 further comprising an
electrical connection of the emitter to the pad to be
25 protected against ESD failure, of the base to the
trigger circuit or Vss, and of the collector and well
of the opposite conductivity type to Vss.

30